Description2016 3 5 DeJitterizer with parallel processing.png
English: A de-jitterizer node can take advantage of the need to process the received data in parallel inside the equipment. The SERDES halves needed for the conversion to and from parallel, can be exploited also the reduce the speed of some critical circuits of CDR2.
The figure shows the architecture as far as the two CDRs are involved, and makes evident the clocks at reduced( = 1/N) speed
CK1 (as well as CK1/ N ) may jitter almost up to +/- (SERDES / 2)
and CK2/ N would still be able and eliminate such jitter.
The only circuits that operate at line speed are:
CDR1
The two shift registers, DESER and SER
The VCO of CDR2.
CDR2 uses a reduced speed phase comparator, but a VCO at line speed, to generate CK1 and, by division, CK1/ N.
Alternatively, the VCO of CDR2 could operate at reduced speed and CK1 could be synthesized from it.
The range of the comparator of CDR2 is +/- πN/2, i.e. N/2 U.I. .
to share – to copy, distribute and transmit the work
to remix – to adapt the work
Under the following conditions:
attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.