Jump to content

Digital Electronics/Mathematic and Logic Operations/Digital Subtractor

From Wikibooks, open books for an open world

Half Subtractor

[edit | edit source]

The half-subtractor is a combinational circuit which is used to perform subtraction of two bits. It has two inputs, X (minuend) and Y (subtrahend) and two outputs D (difference) and B (borrow).

Truth Table

[edit | edit source]

The truth table for the half subtractor is given below. [1]

X Y D B
0 0 0 0
0 1 1 1
1 0 1 0
1 1 0 0

From the above table one can draw the Karnaugh map for "difference" and "borrow".

Full Subtractor

[edit | edit source]

The full subtractor is a combinational circuit which is used to perform subtraction of three bits. It has three inputs, X (minuend) and Y (subtrahend) and Z (subtrahend) and two outputs D (difference) and B (borrow).

Truth Table

[edit | edit source]

The truth table for the full subtractor is given below. [2]

X Y Z D B
0 0 0 0 0
0 0 1 1 1
0 1 0 1 1
0 1 1 0 1
1 0 0 1 0
1 0 1 0 0
1 1 0 0 0
1 1 1 1 1

So, logic equations are D = (X xor Y)xor Z, B = (Z and (not(X xor Y)))or ((not X)and Y)

References

[edit | edit source]
  1. ""Subtraction using Logic gates"".
  2. ""Subtraction using Logic gates"".