Jump to content

VHDL for FPGA Design/State-Machine Design Example Serial Parity Generator

From Wikibooks, open books for an open world

< VHDL for FPGA Design

This page may need to be reviewed for quality.

VHDL for FPGA Design

Serial Parity Generator

[edit | edit source]

State Diagram

[edit | edit source]

Simulation Waveform

[edit | edit source]

Retrieved from "https://en.wikibooks.org/wiki/VHDL_for_FPGA_Design/State-Machine_Design_Example_Serial_Parity_Generator"

Book:VHDL for FPGA Design